

**Government Polytechnic, mandi Adamp**

Name of Faculty: Sh. Balinder Singh

Discipline: Electronics

Semester: 3

Subject: DIGITAL ELECTRONICS

Lesson Plan Duration: 18 Week

Week	Theory		
	Lecture Day	Topic	Practical Day
<b>Week 1</b>	Day 1	<b>Unit 1 Introduction:</b> a) Distinction between analog and digital signal.	day 1
	Day 2	b) Applications and advantages of digital signals.	
	Day 3	<b>Test Unit 1</b>	
<b>Week 2</b>	Day 4	<b>Unit 2 Number System:</b> a) Binary, octal and hexadecimal number system: conversion from decimal	day 2
	Day 5	and hexadecimal to binary and vice-versa.	
	Day 6	b) Binary addition and subtraction including binary points. 1's and 2's complement method of addition/subtraction.	
<b>Week 3</b>	Day 7	<b>Test Unit 2</b>	day 3
	Day 8	<b>Unit 3 Codes and Parity:</b> a) Concept of code, weighted and non-weighted codes, examples of 8421	
	Day 9	BCD, excess-3 and Gray code.	
<b>Week 4</b>	Day 10	b) Concept of parity, single and double parity and error detection	day 4
	Day 11	<b>Test Unit 3</b>	
	Day 12	<b>Unit 4 Logic Gates and Families:</b> a) Concept of negative and positive logic	
<b>Week 5</b>	Day 13	b) Definition, symbols and truth tables of NOT, AND, OR, NAND,	day 5
	Day 14	NOR, EXOR Gates,	
	Day 15	NAND and NOR as universal gates.	
<b>Week 6</b>	Day 16	c) Introduction to TTL and CMOS logic families	day 6
	Day 17	<b>Test Unit 4</b>	
	Day 18	<b>Unit 5 Logic Simplification:</b> a) Postulates of Boolean algebra, De Morgan's Theorems.	

<b>Week 7</b>	Day 19	Implementation of Boolean (logic) equation with gates	day 7
	Day 20	b) Karnaugh map (upto 4 variables)	
	Day 21	and simple application in developing combinational logic circuits	
<b>Week 8</b>	Day 22	<b>test unit 5</b>	day 8
	Day 23	<b>Unit 6 Arithmetic circuits :</b> a) Half adder and Full adder circuit, design and implementation.	
	Day 24	b) 4 bit adder circuit	
	Day 25	<b>Test unit 6</b>	day 9
	Day 26	<b>Unit 7: Decoders, Multiplexeres, Multiplexeres and Encoder</b> a) Four bit decoder circuits for 7 segment display and decoder/driver ICs.	
	Day 27	b) Basic functions and block diagram of MUX	
<b>Week 10</b>	Day 28	and DEMUX with different ICs	day 10
	Day 29	c) Basic functions and block diagram of Encoder	
	Day 30	<b>Test Unit 7</b>	
<b>Week 11</b>	Day 31	<b>Unit 8 Latches and flip flops:</b> a) Concept and types of latch with their working and applications	day 11
	Day 32	b) Operation using waveforms and truth tables of RS, T, D	
	Day 33	Master/Slave JK flip flops.	
<b>Week 12</b>	Day 34	c) Difference between a latch and a flip flop	day 12
	Day 35	<b>Test Unit 8</b>	
	Day 36	<b>unit 9 Counters:</b> a) Introduction to Asynchronous and Synchronous counters	
<b>Week 13</b>	Day 37	b) Binary counters	day 13
	Day 38	c) Divide by N ripple counters,	
	Day 39	Decade counter	
<b>Week 14</b>	Day 40	Ring counter	day 14
	Day 41	<b>test Unit 9</b>	
	Day 42		
	Day 42	<b>Unit 10 Shift Register:</b> Introduction and basic concepts including shift left and shift right	
<b>Week 15</b>	Day 43	a) Serial in parallel out, serial in serial out,	day 15

	Day 44	parallel in serial out, parallel in parallel out.	
	Day 45	b) Universal shift register	
<b>Week 16</b>	Day 46	<b>test Unit 10</b>	day 16
	Day 47	<b>Unit 11 A/D and D/A Converters:</b> Working Principle of A/D and D/A converters	
	Day 48	- Brief idea about different techniques of A/D conversion and study of • Stair step Ramp A/D converter • Dual Slope A/D converter	
<b>Week 17</b>	Day 49	• Successive Approximation A/D Converter	day 17
	Day 50	• Binary Weighted D/A converter • R/2R ladder D/A converter	
	Day 51	<b>test Unit 11</b>	
<b>Week 18</b>	Day 52	<b>Unit 12 Semiconductor Memories:</b> Memory organization, classification of semiconductor memories (RAM, ROM, PROM, EPROM, EEPROM),	day 18
	Day 53	static and dynamic RAM, introduction to 74181 ALU IC	
	Day 54	<b>test Unit 12</b>	

<b>ur</b>
<b>Practical</b>
<b>Topic</b>
Verification and interpretation of truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and Exclusive NOR(EXNOR) gates
File Check
Realisation of logic functions with the help of NAND or NOR gates
File Check
To design a half adder using XOR and NAND gates and verification of its operation - Construction of a full adder circuit using XOR and NAND gates and verify its
File Check

Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops).

File Check

Verification of truth table for encoder and decoder ICs, Mux and DeMux

File Check

To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation.

File Check

To design a 4 bit ring counter and verify its operation.

File Check

8. Use of Asynchronous Counter ICs (7490 or 7493)

File Check