

GOVT. POLYTECHNIC MANDI ADAMPUR

LESSON PLAN	
Name of the Faculty:	Raj Kumar
Discipline:	COMPUTER ENGINEERING
Semester	4TH
Subject	COMPUTER ORGANIZATION
Lesson Plan Duration	16 WEEKS

**** Work Load (Lecture/ Practical)per week (in hours) :
Lecture-04 Practical-0**

WEEK		Theory	
		Lecture Day	Topic (Including Assignment and Test
1 st	—	1 st	A brief over view of the subject “Computer organization “ and relevance of the studying the subject in Diploma level Program.
		2 nd	CPU Organization : Concept of Registers and General Register Organization
		3 rd	Concept of Stack Organization
		4 th	Concept of Instruction Format and types of instructions
2 nd	—	5 th	Concept of Three Address instruction
		6 th	Concept of Two Address instruction
		7 th	Concept of One Address instruction
		8 th	Concept of Zero Address instruction
3 rd	—	9 th	Concept of RICS instruction

	10 th	Revision of Lectures 1st to 9th
	11 th	Pre Sessional Class Test -1 (Syllabus content of Lectures 1st to 9th)
	12 th	Concept of CPU Design
4 th	13 th	Concept of Micro programmed controlled
	14 th	Concept of Hard wired controlled

GOVT. POLYTECHNIC MANDI ADAMUR

5 th	UNIT	15 th	Concept of Reduced instruction Set Computer
		5 th 16 th	CISC Characteristics
		17 th	RICS Characteristics
		18 th	Seminar on Topics , Instruction formats and Addressing modes , CICS, RICS
6 th		19 th	Revision of Lectures 12th to 17th
		20 th	Pre Sessional Class Test 2 (Syllabus content of Lectures 12th to 17th)
7 th		21 st	Concept of Memory Organization, Memory types
		22 nd	Memory Hierarchy
		23 rd	ROM and RAM Chips
		24 th	Concept of Memory Address Map
8 th		25 th	Connections of Memory Chips with the CPU
		26 th	Revision of Lecture 21st to 25th
		27 th	Pre-sessional Class Test-1 Syllabus Content (Lecture 21st to 25th)
9 th		28 th	Concept and usage of Auxiliary Memories and types
10 th		29 th	Study of Magnetic Disks
		30 th	Study of Magnetic Tapes.
		31 st	Associative and Cache memory
		32 nd	Concept of Virtual Memory
		33 rd	Concept of Memory Management
11 th	34 th	Memory Management Hardware.	
	35 th	Seminar topics: Memories and their organization	
	36 th	Revision of Lecture 28th to 34th	
	37 th	Quiz contest Unit 1 and Unit 2	
	38 th	Pre-sessional Class Test-2 Syllabus Content (Lecture 28th to 34th)	
	39 th	Concept of Input/output Organization	

GOVT. POLYTECHNIC MANDI ADAMPUR

T
III
INI

12 th		45 th	Concept of Synchronous and Asynchronous Data Transfer Modes
		46 th	Concept of Interrupt Initiated Data transfer modes
		47 th	Concept of Interrupt Initiated Data transfer odes..... .co ti ued
13 th		48 th	Concept of DMA and DMA Transfer mode of data .
		49 th	Revision of Lectures 43rd to 48th
14 th		50 th	Pre Sessional Class Test
		51 st	Concept of Multi Processor Systems
15 th		52 nd	Different forms of Parallel Processing
		53 rd	Differ e t for s of Parallel Processi g ... continued
		54 th	Concept of Parallel processing and Pipe Lines
16 th		55 th	Basic Characteristics of Multiprocessor
		56 th	General purpose multiprocessors.
16 th	T INI	57 th	Concept of Interconnection Networks
		58 th	, Concept of Time Shared Common Bus
		59 th	Concept of Multiport Memory
		60 th	Cross Bar Switch ,
		61 st	Multistage Switching networks and hyper cube structures
		62 nd	Compulsory Seminar (Syllabus Topics)
		63 rd	Revision of Lectures 51st to 61st .
		64 th	Pre Sessional Class Test

